DSP HDL Toolbox

 

DSP HDL Toolbox

Design digital signal processing applications for FPGAs, ASICs, and SoCs

Request a trial
Request a quote

DSP HDL Toolbox provides pre-verified, hardware-ready Simulink blocks and subsystems for developing signal processing applications such as wireless, radar, audio, and sensor processing. It includes templates for interfacing MATLAB and Simulink as well as reference examples.

Using the toolbox you can model, explore, and simulate hardware architecture options for DSP algorithms. The IP blocks enable implementation for serial and parallel processing so you can explore the design space between resource usage, power, and gigasample-per-second (GSPS) throughput performance.

The toolbox algorithms let you generate readable, synthesizable code in VHDL® and Verilog® (with HDL Coder). You can also generate SystemVerilog DPI verification components from designs that use these algorithms (with HDL Verifier). 

Design, model and simulate DSP applications for FPGAs, ASICs, and SoCs
A library of DSP HDL Toolbox blocks

DSP HDL Blocks

Choose from a range of hardware-verified optimized library blocks to implement DSP filters and transforms on hardware.

Documentation | Examples

Series of signals synthesized into a broadband signal using the Channel synthesizer block

High-Throughput Algorithms

Explore throughput options at gigasample-per-second (GSPS) rates by simply changing input data parallelism and specifying a supported architecture.

Documentation | Examples

Design Tradeoff Exploration

Explore serial and parallel options for design tradeoffs such as power, throughput, and resource usage for various configurable architecture choices using built-in block parameters.

Documentation | Examples

Model of a digital-down converter created using DSP HDL Toolbox blocks

Reference Applications

Model, simulate, and deploy radar, wireless, and other real-world applications requiring high-speed processing on FPGAs and SoCs.

Documentation | Examples

Generate HDL Code with HDL Coder and deploy designs with hardware support packages

DSP Algorithm Prototyping on FPGAs, ASICs, and SoCs

Use hardware-proven blocks together with HDL Coder to speed development of applications ready for prototyping on any FPGA platform.

Documentation | Examples

Interface data between Simulink and HDL Simulator using HDL Verifier

Verification of HDL Designs via Cosimulation

With HDL Verifier, verify your generated HDL running in a supported EDA simulator or on an FPGA development kit, connected to your MATLAB or Simulink test environment.

Documentation | Examples

Product Resources:

Documentation Examples Videos Requirements Release notes

Interested in DSP HDL Toolbox?

Request a trial Request a quote